Микросхема SN74HC109N, ТВ15

Характеристики

SN74HC109N, ТВ15The SN74HC109N is a dual positive-edge-triggered J-K Flip-flop with clear and preset. A low level at the preset (PRE) or clear (CLR) inputs sets or resets the outputs, regardless of the levels of the other inputs. When PRE and CLR are inactive (high), data at the J and K inputs meeting the setup-time requirements are transferred to the outputs on the positive-going edge of the clock pulse. Clock triggering occurs at a voltage level and is not related directly to the rise time of the clock pulse. Following the hold-time interval, data at the J and K inputs can be changed without affecting the levels at the outputs. It can perform as toggle flip-flop by grounding K and tying J high. It can perform as D-type flip-flops if J and K are tied together.

• High-current outputs drive up to 10 LSTTL loads
• 40µA Maximum low power consumption
• 12ns Typical tpd
• ±4mA Output drive at 5V
• 1µA Maximum low input current

Микросхемы / Логические микросхемы / Микросхемы ТТЛ (серия 74)
Корпус: 16-DIP (0.300», 7.62mm), инфо: Логический элемент ТТЛ Триггер JK х 2 с установкой и очисткой КМОП кристалл, примечание: ТВ15